At sub-65-nanometer dimensions, increased electrical noise...

At sub-65-nanometer dimensions, increased electrical noise and crosstalk will render on-chip bus structures useless. It will require a network with an error correction protocol.